

**EUROPEAN PATENT APPLICATION**

Application number: 87301206.6

Int. Cl.4: H03L 7/22

Date of filing: 12.02.87

Amended claims in accordance with Rule 86 (2) EPC.

Date of publication of application:  
17.08.88 Bulletin 88/33

Designated Contracting States:  
AT BE CH DE ES FR GB GR IT LI LU NL SE


Applicant: Hewlett Packard Ltd  
Nine Mile Ride  
Wokingham, Berkshire RG11 3LL(GB)

Inventor: Coster, John Howard  
17 Glamis Place Dalgety Bay  
Dunfermline Fife KY11 5UA(GB)

Representative: Smith, Norman Ian et al  
F.J. CLEVELAND & COMPANY 40-43  
Chancery Lane  
London WC2A 1JQ(GB)

**Clock signal generation.**

A clock signal generator is based on a phase locked loop arrangement (10). The loop includes an adjustable divider (15). The reference signal for the loop is applied to another adjustable divider (18). This allows the generation of a wide range of frequencies by appropriate selection of the division ratios.



## Description

### CLOCK SIGNAL GENERATION

This invention relates to clock signal generation.

In some applications, e.g. in telecommunications testing equipment, clock signal generators are required to produce signals at a set of specific clock frequencies with high accuracy, typically 5 parts per million (ppm). Clock signal generators are known which are based on voltage controlled crystal oscillators. A set of clock frequencies can be produced by providing the clock signal generator with a set of crystal oscillators one for each required frequency. It is also known to provide a small offset from each set frequency by connecting a variable capacitance device in the crystal circuit of each oscillator. By varying the capacitance of the device the frequency of each oscillator can be varied by approximately 100 ppm from its nominal value.

There is a need for a clock signal generator which can produce a wide range of accurately defined frequencies without increasing the number of crystal oscillators. The present invention is concerned with a clock signal generator which aims to meet this need.

According to the present invention there is provided a clock signal generator of the type comprising a phase locked loop arrangement which includes adjustable dividing means for adjusting the clock signal rate at the output of the loop and means for generating a reference signal for the loop, characterised in that the signal generator includes a further adjustable dividing means coupling the reference signal generating means to the loop.

By careful selection of the division ratios of the loop dividing means and the reference signal dividing means a wide range of output frequencies can be produced. The range of frequencies can be increased when the reference signal generating means is a voltage controlled crystal oscillator by causing the frequency of the oscillator to offset from its nominal value. This can be achieved, for example by providing a variable capacitance device in the crystal circuit thereby enabling the nominal frequency of the crystal oscillator to be varied by varying said capacitance. The frequency of the crystal oscillator may be controlled by means of feedback control loop. The division ratios of the dividing means may be set automatically under the control of a microprocessor which can also control the crystal oscillator.

The invention will be described now by way of example only with particular reference to the accompanying drawings. In the drawings:

Fig. 1 is a block schematic diagram illustrating a clock generator synthesiser in accordance with the present invention,

Fig. 2 is a diagram illustrating part of the synthesiser of Fig. 1, and

Fig. 3 illustrates in more detail a clock signal generator in accordance with the present invention.

Referring initially to Fig. 1 a digital clock signal generator includes a phase locked loop arrangement 10 which includes a phase detector 11 a loop amplifier 12 an oscillator 14 and a loop divider 15. The loop divider 15 is a variable device which can be set to a selected value under the control of a microprocessor 16 as will be explained later. A reference signal for the phase locked loop 10 is derived from a voltage controlled crystal oscillator 17 which is coupled to the loop 10 by way of a reference divider 18. The reference divider 18 is also a variable device which can be set to a selected value under the control of the same microprocessor 16.

The voltage controlled oscillator can be tuned in response to the output from a digital to analogue converter 20 which receives control signals from the microprocessor 16. The output from the voltage controlled oscillator 17 is also fed to a counter 21 which supplies a count signal to the microprocessor 16.

The output from the phase locked loop 10 is fed to a divider 22 to provide the clock output signal.

In operation the phased lock loop produces an output signal whose frequency is a multiple of the reference input frequency from the output of the divider 18. This operation will be apparent to those skilled in the art and therefore will not be described in detail. It will be appreciated that by making the divider 15 variable a range of discrete frequencies can be produced at the output of the phase locked loop. Thus assuming that the signal applied to the loop is a fixed frequency  $f$  then the output will be  $N \times f$  depending upon the value to which the divider 15 is set.

In the present arrangement the divider 18 is also variable. By appropriate selection of the values of the reference divider 18 and the loop divider 15 it is possible to produce a selected one of a plurality of very closely spaced frequencies at the output of the loop 10. The output frequency  $F(L)$  is given by the following expression, where  $M$  is the division ratio of the divider 18, and  $F$  is the frequency of the input to the divider 18.

In addition it is also possible using a variable capacitance device 24 in the crystal circuit of the crystal oscillator to allow the frequency of the oscillator 17 to be vary slightly about its nominal value. This variation in conjunction with the variation provided by the dividers 18 and 15 allows an almost substantially continuous range of output frequencies to be produced at the output of the loop 10.

When a frequency value is selected by a user The voltage controlled oscillator 17 is tuned by means of a feedback loop which comprises the counter 21 and the digital to analogue converter 20 operating in conjunction with the microprocessor 16. When the generator is set to produce a particular output frequency the offset applied to the oscillator 17 is controlled by the output of the digital to analogue converter 20 according to signals provided from the microprocessor 16. The counter 21 senses the actual value of the offset by measuring the frequency of the output of the oscillator 17. The counter is interrogated by the microprocessor which then provides if necessary a correction signal for adjusting the offset in order to provide the required value. Thus if the processor is set to provide for a specific offset it initially makes a first estimate of the value needed by instructing the digital to analogue converter 20 to provide that offset. It then interrogates the counter to find the actual offset and then makes any necessary corrections by re-measuring the reference frequency until the correct value is produced. The feedback loop is necessary because the relationship between the offset and the signal applied by the converter 20 is not linear.

It will be appreciated that for any desired output frequency there are optimum values for the division ratio of the dividers 18 and 15. These can be provided for example in the form of a look-up table stored in a memory associated with the microprocessor 16. Each time a frequency is selected the microprocessor interrogates the look-up table and provides the necessary signals to set the dividers to the optimum division ratios.

The output from the loop 10 is applied to a binary divider 22 to obtain the appropriate output frequency. The binary divider also has the function of providing a good mark to space ratio since each transition of the output wave form will occur for example on a rising transition of the output from the loop 10.

A practical version of the generator shown in Fig. 1 uses an oscillator 17 which is designed to operate at a nominal frequency of 8192KHz. This is a useful frequency since it is a multiple of 64 KHz and 32KHz which are commonly used in digital communications applications. For example the 8192 KHz oscillator can be divided by 256 to give a 32 KHz reference for application to the loop 10. The loop oscillator 14 will typically have a range of 50 to 100 MHz.

A point to note is that the counter 21 used in the loop to tune the oscillator 17 only has to work at the reference frequency of the generator loop. It only requires sufficient stages to measure the offset of the reference frequency as the nominal frequency is known. For example with the 8192KHz referred to an offset of  $\pm 100$  ppm is  $\pm 819.2$ Hz so that the frequency from the oscillator 17 will vary approximately from 8191 to 8193 KHz. Thus the counter 21 only requires sufficient stages to count the leading 819 pulses.

Other reasons for using an oscillator 17 operating at a multiple of 64KHz are as follows:

1. Because of the characteristics of quartz crystals it is easier to obtain small, frequency pullable crystals at 8 megahertz than at 64 kilohertz.
2. To speed up the counter gate time to obtain the required resolution for offset count. A standard counter with a one second gate time would have a resolution of 1 Hz. Thus counting for one second at 64 kHz would provide a resolution of 1 in 64,000 i.e. 15.6 ppm. At 8192 kHz the resolution is one in 8192000 i.e. .122 ppm. The required gate time to obtain a resolution of 1 ppm at 64 KHz would be about 16 seconds. This would mean a long wait for a user when changing the offset of the synthesiser.

The divider in the loop 10 can be implemented using a dual modulus pre-scaler. Fig. 2 illustrates this type of arrangement which will be apparent to those skilled in the art. This is a particularly convenient form of implementation since it permits much of the divider to be implemented in CMOS. The additional stage 15a

in the divider can either divide by the value  $n$  or by  $n+1$ . For part of an operating cycle it operates at  $n+1$  and for the remainder thereof at  $n$ . This is carried out under the control of the microprocessor according to the particular division ratio in operation at the time.

Figure 3 shows a clock generator incorporating the dual modulus prescaler. This Figure also shows how some elements can be implemented in commercially available components. The elements shown within the dotted line 30 can be implemented using an MC 145146 device and the element 15a can be an MC 12015. The loop oscillator 14 can be an MC 1648.

The microprocessor can be any suitable device and typically will be part of an apparatus with which the generator is to be used, e.g. a bit error rate tester.

---

Data supplied from the esp@cenet database - I2

## Claims

1. A clock signal generator of the type comprising a phase locked loop arrangement (10) which includes adjustable dividing means (15) for adjusting the clock signal rate at the output of the loop, and means (17) for generating a reference signal for the loop, characterised in that the signal generator includes a further adjustable dividing means (18) coupling the reference signal generating means to the loop.
2. A clock signal generator according to Claim 1 characterised in that the reference signal generating means (17) comprises a voltage controlled crystal oscillator.
3. A clock signal generator according to Claim 2 characterised in that the crystal circuit of the oscillator includes a variable capacitance device, variation of said capacitance varying the output frequency of said oscillator.
4. A clock signal generator according to Claim 3 characterised by a feedback arrangement (20,21) which senses the output frequency of said oscillator and provides correction signals for application to said oscillator to adjust the output frequency of the oscillator to a selected value.
5. A clock signal generator according to Claim 4 characterised in that said feedback arrangement comprises a counter (21), a microprocessor (16) connected to receive counter output, and a digital to analogue converter (20) for applying signals from the microprocessor to the oscillator.
6. A clock signal generator according to any preceding claim characterised in that the loop dividing means (15) includes a dual modulus prescaler.
7. A clock signal generator according to any preceding claim characterised by a further dividing means (22) for dividing the loop output by 2 where n is an integer.
8. A clock signal generator according to Claim 7 characterised in that the loop dividing means (15), the reference signal dividing means (18), and the further dividing means (22) are adjustable under the control of a microprocessor.
9. A clock signal generator according to Claim 8 characterised in that said microprocessor is the microprocessor (16) for adjusting the frequency of the crystal oscillator.
10. A clock signal generator according to Claim 9 characterised in that said microprocessor (16) has associated memory means for storing a look-up table values of the division ratios of said dividing means for each selectable clock signal frequency.

Amended claims in accordance with Rule 86(2) EPC.

1. A clock signal generator of the type comprising a phase locked loop arrangement (10) which includes adjustable dividing means (15) for adjusting the clock signal rate at the output of the loop, means (17) for generating a reference signal for the loop and a further adjustable dividing means (18) coupling the reference signal generating means to the loop, characterised in that the reference signal generating means (17) comprises a voltage controlled oscillator, said oscillator has an associated feedback arrangement (20, 21) which senses the output frequency of said oscillator and provides correction signals for application to said oscillator to adjust the output frequency of the oscillator to a selected value, and said feedback arrangement comprises a counter (21), a processor (16) connected to receive the counter output, and a digital to analogue converter (20) for applying signals from the processor to the oscillator.
2. A clock signal generator according to Claim 1 characterised in that oscillator in a crystal oscillator the crystal circuit of the oscillator includes a variable capacitance device, variation of said capacitance varying the output frequency of said oscillator.
3. A clock signal generator according to Claim 1 or Claim 2 characterised in that Claim 1 wherein the loop dividing means (15) includes a dual modulus prescaler.
4. A clock signal generator according to any preceding claim characterised by including a further dividing

means (22) for dividing the loop output by 2 where n is an integer.



5. A clock signal generator according to any preceding claim characterised in that the loop dividing means (15), the reference signal dividing means (18), and the further dividing means (22) are adjustable under the control of a microprocessor (16).

6. A clock signal generator according to Claim 5 characterised in that said microprocessor (16) is also used to adjust the frequency of the crystal oscillator.

7. A clock signal generator according to Claim 6 characterised in that said microprocessor (16) has associated memory means for storing, in a look-up table, values of the division ratios of said dividing means for each selectable clock signal frequency.

---

Data supplied from the esp@cenet database - I2



Ne pas divulguer. Newly filed  
 No divulguer. récemment déposé

FIG. 3

